

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/346,283	07/01/1999	MICHAEL R. FLANNERY	450.202US1	2222
24333 7	590 03/30/2005		EXAM	INER
GATEWAY, INC. ATTN: SCOTT CHARLES RICHARDSON 610 GATEWAY DRIVE MAIL DROP Y-04 N. SIOUX CITY, SD 57049			DIAZ, JOSE R	
			ART UNIT	PAPER NUMBER
			2815	
			DATE MAILED: 03/30/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	1					
	Application No.	Applicant(s)				
	09/346,283	FLANNERY, MICHAEL R.				
Office Action Summary	Examiner	Art Unit				
	José R. Díaz	2815				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the o	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tirely within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	mely filed ys will be considered timely. the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>07 /</u>	<u>March 2005</u> .					
, —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) 1-7 and 12-27 is/are pending in the a 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-7 and 12-27 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examine	er.					
10) ☐ The drawing(s) filed on is/are: a) ☐ acc	cepted or b) objected to by the	Examiner.				
Applicant may not request that any objection to the	e drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	•					
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority documen application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat prity documents have been receive nu (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	(PTO-413) ate Patent Application (PTO-152)				

, 1' a ______au__

Application/Control Number: 09/346,283

Art Unit: 2815

DETAILED ACTION

Claim Objections

1. Claim 13 objected to because of the following informalities: please correct the term "the substrate" in the preamble to --a substrate--. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 13, 25 and 26 are still rejected under 35 U.S.C. 102(b) as being anticipated by Kusunoki (US Pat. No. 5,324,980).

Regarding claims 13, Kusunoki teaches an integrated circuit with a micromechanical element comprising a substrate (901b) (see fig. 20F) supporting a micromechanical sensor element (916) (see fig. 20F), a logic circuit (915) (see fig. 20F) and a semiconductor visual display element (922) (see fig. 20F), the sensor element (916) electrically connected to the logic circuit (915) (see col. 25, lines 31-32), and the logic circuit (915) being electrically connected to the semiconductor visual display element (922) (see col. 25, lines 5-8).

Art Unit: 2815

Regarding claim 25, Kusunoki teaches an integrated circuit provided on a substrate with a unified input element and display element, the integrated circuit comprising: a moveable microengineered input element (916) supported by the substrate (901b) that senses a condition (see fig. 20F and last two sentences of abstract); a logic circuit (915) configured on the substrate and electrically connected to the input element (see fig. 20F and col. 25, lines 30-32); and a visual display element (922) supported by the substrate and coupled to the logic circuit (see fig. 20F and col. 25, lines 5-7) to provides a visual image; wherein the visual image is a visual representation of the sensed condition (see last two sentences of the abstract).

Regarding claim 26, Kusunoki teaches 26 an integrated circuit provided on a substrate with a unified input element and display element, the integrated circuit comprising: a moveable microengineered input element (916) supported by the substrate (901b) that senses a condition (see fig. 20F and last two sentences of abstract), wherein the input element is a strain gauge (see col. 25, lines 47-48), a logic circuit (915) configured on the substrate and electrically connected to the input element (see fig. 20F and col. 25, lines 30-32); and a visual display element (922) having multiple light-emitting pn junctions supported by the substrate and coupled to the logic circuit (see fig. 20F and col. 25, lines 3-7), wherein the visual display element provides a visual image comprising a visual representation of the sensed condition (see last two sentences of the abstract).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1-2, 7, 14-18, 22 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kusunoki (US Pat. No. 5,324,980) in view of Kakehi (JP 08-068991).

Regarding claims 1, 12, 14-15, 27, Kusunoki teaches an integrated circuit with a micromechanical element comprising a transparent support substrate (901b) (see fig. 20F) supporting a micromechanical sensor element (916) (see fig. 20F), a logic circuit (915) (see fig. 20F) and a semiconductor visual display element (922) (see fig. 20F), the sensor element (916) electrically connected to the logic circuit (915) (see col. 25, lines 31-32), and the logic circuit (915) being electrically connected to the semiconductor visual display element (922) (see col. 25, lines 5-8).

However, Kusunoki teaches fails to teach a semiconductor support substrate. However, Kakehi teaches that it is well known in the art to use SiC as a transparent support substrate (12) (abstract and paragraphs [0027] and [0038]).

Kakehi and Kusunoki are analogous art because they are from the same field of endeavor as applicant's invention. At the time of the invention it would have been obvious to a person of ordinary skill in the art to use a semiconductor support substrate. The motivation for doing so, as is taught by Kakehi, is improving image quality

Application/Control Number: 09/346,283

Art Unit: 2815

(paragraph [0040] of translation). Therefore, it would have been obvious to combine Kakehi with Kusunoki to obtain the invention of claims 1-2, 7, 12-18, 22 and 27.

Regarding claim 2, Kusunoki further teaches that said semiconductor display element (922) comprises an array of light-emitting pn junctions (see col. 25, lines 3-5).

Regarding claims 7 and 17, Kusunoki further teaches that said sensor element (916) is selected from the group consisting of strain gauges, thermal gauges, radiation gauges, and chemically responsive gauges (see col. 25, lines 28-31).

Regarding claim 16, Kusunoki further teaches wherein the input element (916) is selected from a group consisting of an inertial sensor and an accelerometer (see col. 25, lines 47-48).

Regarding claim 18, Kusunoki further teaches wherein the micromechanical sensor element (916) is configured to generate an electrical signal in response to an environmental or conditional change (see col. 25, lines 42-46).

Regarding claim 22, Kusunoki further teaches wherein the visual display element (922) provides a visual indication of a condition sensed by the sensor element (916) (see last two sentences of abstract).

6. Claims 3-6, 19-21, 23 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kusunoki (US Pat. No. 5,324,980) in view of Kakehi (JP 08-068991), and further in view of Holm et al. (US Pat. No. 5,501,990).

Regarding claims 3-6 and 19, A further difference between the prior art and the claimed invention is that said visual display comprises an of GaAs light-emitting pn

junctions and/or an array of semiconductor pixels having a pitch of about 20 μ m. Holm et al. teaches that it is well known in the art to use GaAs LEDs having a pixel pitch dimension of less than 20 μ m as display devices (see col. 1, lines 15-17 and 20-22, col. 3, lines 25-60, and col. 6, lines 1-2).

Kusunoki, Kakehi and Holm et al. are analogous art because they are from the same field of endeavor as applicant's invention. At the time of the invention it would have been obvious to a person of ordinary skill in the art to further include a visual display element comprising GaAs LEDs having a pixel pitch of less than 20 μm. The motivation for doing so, as is taught by Holm et al., is to provide a high quality image (col. 5, lines 39-42). Therefore, it would have been obvious to further combine Holm et al. with Kusunoki and Kakehi to obtain the invention of claims 3-6, 19-21, 23 and 24.

Regarding claims 20, 23 and 24, Holm et al. further teaches that it is well known in the art that an array of LEDs is used to form complete images containing pictorial (e.g. colors) and/or alphanumeric characters (see col. 1, lines 20-22).

Regarding claim 21, Kusunoki further teaches wherein the input element is a first input element, the integrated circuit further comprising: a second input element (see col. 27, lines 52-56, wherein Kusunoki teaches the limitation of providing a plurality of sensor elements in the single chip).

Response to Arguments

7. Applicant's arguments, see remarks, filed March 7, 2005, with respect to claims 1-7, 12, 14-24 and 27 have been fully considered and are persuasive. The rejection of

Application/Control Number: 09/346,283

Art Unit: 2815

claims 1-7, 12, 14-24 and 27 has been withdrawn. With regards to claims 13, 25 and

Page 7

26, Kusunoki still anticipates the invention recited in these claims since the claims do

not require the use of a semiconductor support substrate as argued.

Correspondence

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to José R. Díaz whose telephone number is (571) 272-

1727. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number

for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

JRD 3/22/05

TOM THOMAS

SUPERVISORY PATENT EXAMINER